Samsung Electronics formally announced that it is increasing output of 10-nano system semiconductors and has established stable supply system through high yields. It is planning to mass-produce 2nd generation and 3rd generation 10-nano chips at the end of this year and next year respectively. (Reference: 1st page and 3rd page of The Electronic Times issued on the 14th)
Team Leader (Vice President) Yoon Jong-shik of Samsung Electronics System LSI Business Department Foundry Business Team made such announcement through global news room on the 16th. Vice-President Yoon explained that Samsung Electronics is planning to mass-produce 2nd generation LP P (Lower Power Performance), which will succeed 1st generation 10-nano LPE (Low Power Early) that is currently being mass-produced, at the end of this year. Compared to 1st generation LPE, it is expected that 2nd generation LPP will have smaller area and reduce electricity consumption while maintaining same performance. In 2018, Samsung Electronics is planning to mass-produce 3rd generation 10-nano LPU (Low Power Ultimate). It is heard that LPU is a process that maximizes high performance and low electricity that are required by next-generation products in variety of areas such as mobile, consumer device, data center, and automotive.

Photo Image
<Samsung Electronics is also going to mass-produce 10-nano chips at 17 Line (left of the picture) located in Hwasung-si starting from end of this year. In order to secure space to produce 7-nano chips, which will be commercialized in 2018, it has decided to build new facilities at a parking lot next to 17 Line is currently mediating detailed plans.>

“10-nano LPE is a game changer in foundry industries.” said Vice-President Yoon. “We are going to continuously provide process technologies that have the highest competitive edge in industries.”
Samsung Electronics has also set up a plan to invest into extension in order to increase mass-production of 10-nano chips and has decided to extend production line for 10-nano system semiconductor at an empty location of 17 Line located in Hwasung-si. Followed by S1 Line located in Giheung, it is also going to produce 10-nano chips at 17 Line in second half of this year. In order to secure space to produce 7-nano chips, which will be commercialized in 2018, it has decided to build new facilities at a parking lot next to 17 Line is currently mediating detailed plans.
On this same day, Samsung Electronics announced that 8-nano and 6-nano process technologies are also added to its roadmaps. It announced that 8-nano and 6-nano process technologies will be system semiconductor process technologies that will succeed 10-nano and 7-nano process technologies respectively. Samsung Electronics is going to hold ‘Samsung Foundry Forum’ in the U.S. on the 24th of May and is planning to introduce detailed specifications of its technologies.
Staff Reporter Han, Juyeop | powerusr@etnews.com